ABSTRACT A new generation of uncooled passive infrared (PIR) security sensors based on a suspended thermal transistor MOS (TMOS), fabricated in standard CMOS-SOI process, released by post-etching, and wafer level packaged achieving a vacuum of <4 Pa, has been developed at the Technion. One of the important features of TMOS is very low power consumption (in this case, ∼2-4 nWatt) due to its subthreshold operation requiring ∼10 nA at 0.2 V, enabling wide range of battery applications. This paper focuses on the analog design of monolithically integrated readout for the electronic system, formed by the PIR sensor, its front-end analog interface and the processing circuitry. The measured signal-to-noise ratio of this system is 100-200, depending on the operation point, at the black-body temperature of 50 • C, while the total input referred noise is ≤1 μVrms and the total system current consumption is no more than 20 μA. The sensors and read-out are processed with the same CMOS-SOI technology.
A new generation of low-cost uncooled passive thermal sensors based on a suspended transistor fabricated in standard CMOS-SOI process and released by dry etching, has been developed at the Technion [1] [2] [3] [4] . It is currently under development for commercial exploitation [5] . The uncooled IR sensing is based on a floating in vacuum thermal transistor MOS (TMOS), which is thermally isolated by nanomachining, converting small temperature changes to electrical signal via the transistor I-V characteristics. The silicon-based technology is implemented in CMOS-SOI technology and Wafer Level Processing in standard CMOS Fab [6] . Furthermore, the silicon technology at a standard CMOS FAB enables Smart Wafer Level Packaging (WLP) (with vacuum, integrated optical window and filters and Wafer Level Optics) at a considerable and exceptional cost reduction.
The CMOS-SOI-NEMS technology enables monolithic integration of the readout (ROIC) with the TMOS on the same wafer. Using the transistor as an active sensing element has advantages in terms of internal gain, multiplexing within the sensor and high temperature sensitivity. Since the TMOS may be operated in subthreshold, consuming very low power, it may be powered by a battery, enabling wide range of applications related to mobile phones, smart homes, Internet of Things (IOT) and additional security applications. This low power feature of the TMOS is a great advantage in comparison to the passive bolometers, which currently dominate the market [7] , [8] .
II. THE TMOS INTRUDER SENSOR (OVERALL ARCHITECTURE)
The intruder sensor is a very common consumer electronic device usually found in commercial security systems and other applications where motion detection is required. The detection is performed by differentiating the signals from two sensors, where the field-of-view (FOV), the detecting area, is divided into two areas -so each sensor is exposed to half of the scenery. When an object is crossing the FOV, it is emitting thermal radiation that is converted by the sensors 2168-6734 c 2016 IEEE. Translations and content mining are permitted for academic research only.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 155 into electrical signals that are then processed by the electrical circuit to produce a response to that change (Fig. 1) .
FIGURE 1.
Intruder sensor principle of operation [9] .
In order to obtain large FOV sensing area, sensor size has to be in the range of 1 millimeter square. When utilizing the TMOS pixel as the sensing element, the size of the pixel has significant impact on the thermal time constant of the pixel. Assuming a step function behavior of the incoming radiation, the pixel temperature change is given by:
where ε s is the effective emissivity of the TMOS, P R [W] is the incident radiation power, G th [W/K] is the thermal conductance (heat loss), C th [Joul/K] is the heat capacity of the TMOS suspended element (stage) and T is he temperature rise above the ambient temperature. A typical intruder movement is estimated to be no faster than 1/5 of a second. Requiring that the pixel settles to 90% of its final temperature value within this time, sets the value of the thermal time constant (τ th ) required from the sensors to be
In order to meet the above thermal time constant requirement in Eq.(2), an array of thermally isolated but electrically shorted TMOS sub-pixels is used to construct each sensor (Fig. 2) . This configuration allows maintaining a sensor thermal time constant that is equivalent to that of a single sub-pixel.
The arrays are constructed from densely aligned N -TMOS sub-pixels organized in rows and columns to fill the required area of each sensor. Readout may be based either on current or voltage mode approaches. Each TMOS is designed in a diode-like connection to reduce the output impedance of the array. A current source is biasing the pixels and a single voltage output is sent to the readout circuit.
III. ELECTRICAL ANALYSIS OF THE TMOS ARRAY
In order to calculate the output signal, we model each transistor as shown in Fig. 4 , where "i sig " represents the change in the channel current due to the device temperature change ( T) pixel caused by the incoming thermal signal absorption.
We can approximate the expression for "i sig " by calculating the derivative of the channel current I ds over the temperature: We examine the transistor in two operating regionssaturation and subthreshold [10] . Saturation long channel current is given by:
and subthreshold channel current (for V DS =V GS >3kT/q):
The inversion layer effective mobility depends on temperature according to [10] :
where coefficient "b" is typically close to 2 at room temperature.
For a TMOS operating in saturation region we get:
For a TMOS operating in subthreshold region we get:
Summing all sub-pixels contributions in the array to the output signal by means of Norton-Thevenin conversion, we get:
The output signal of the array is the same as that of a single sub-pixel. The expression for the transconductance g m is given by:
Therefore the output signal is:
In the CMOS-SOI process under study [6] dV T /dT is measured to be -1mV/ • C. The signal expression is the same for both operating regions, making the overdrive level V OV of the transistor the only control to obtain the required signal level at the output.
The noise at the output is the sum of all the noise sources in the circuit since there is no correlation between them. The noise from each of the holding arm conductors is thermal noise, and the noise from TMOS transistor comprises thermal (shot in subthreshold) and flicker noises.
Single pixel output noise current
Array output impedance
The signal-to-noise ratio is an important merit because the sensor's SNR is setting the minimum SNR of the entire system. Using known expressions for the flicker and thermal noises [10] , [11] we get:
where
are noise coefficients for saturation and subthreshold regions, correspondingly [11] , f 1 and f 2 define the frequency band of interest, which is 0.5Hz and 5Hz, correspondingly, for the intruder sensor. Maximizing SNR by reducing the noise and/or increasing the signal level is key in achieving a sensitive system that detects very small temperature fluctuations at the target. At low bias currents, SNR in the deep subthreshold region is higher than in saturation. Increasing the bias current increases SNR in both operating regions, however after 100nA, the improvement in SNR is negligible.
There is one bias point, at saturation, known as Zero Temperature Coefficient (ZTC) where the pixel is "blind" to the incoming radiation (dv o /dT = 0) and is not producing an output signal.
IV. READOUT DESIGN
The readout is processing a subtraction of the voltage signals coming from the two TMOS arrays, and is therefore insensitive to any common mode signals such as the biasing level which is impacted by the process variation, sensor temperature, supply level, etc. The first stage of the readout (Fig. 6 ) is a low-noise front end differential amplifier which conditions the weak signal coming from the TMOS arrays. Two sensor arrays are connected to inputs "A" and "B", where R C is common mode resistor. A signal processing unit is then filtering the signal within the frequency band of interest to reduce noise and increase sensitivity. Since the signals coming from the sensors are very weak (microvolt level), the readout has very high gain, and in order to prevent the system from saturating due to mismatch between the sensors or DC offset in the front end amplifiers a DC Offset Calibration block is used. The calibration block is creating a very high gain analog feedback loop from the output of the front-end to the bias currents of the sensors, adding the required small DC current (tens of nano-amps) needed to bring the frontend output to mid-supply level. Calibration is performed once at power up and also within constant time intervals as needed.
A. FRONT-END AMPLIFIER
The front-end stage is implemented as an instrumentation amplifier that has very high input impedance and high common-mode rejection (CMRR).
The first stage of the instrumentation amplifier (Fig. 7) includes two single ended low noise amplifiers (LNA) with moderate closed-loop gain. The connection of the feedback resistors with R2 eliminates the need for a reference source to bias the negative input of each LNA, setting the common mode at the (-) inputs of both LNAs to be almost the same as the common mode of the inputs.
The LNA's first stage (Fig. 8) is setting the noise level of the OpAmp and therefore designed to produce very little noise while still having moderate level of gain. Second stage is providing most of the gain of the OpAmp. Stage-3 is a low current buffer for driving the resistive loads of the LNA. This design consumes less than 5μA, and has an input referred noise level of 0.8μVrms (0.5-5Hz). "Amp3", the subtracting stage of the instrumentation amplifier, has to further amplify the signal to meet the minimum level requirement of the post-processing circuit of 1LSB≈1mV. Assuming that the input noise level is ∼1μVrms, the front-end amplifier has a total gain of 1000.
"Amp3" OpAmp ( Fig. 9) can produce high output swings to enable high dynamic range of the system. It is small and consumes about 1μA, since it has no stringent noise or accuracy requirements.
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B. CALIBRATION AMPLIFIER
Using statistical models provided by the FAB [6] , a random variation simulation (Monte-Carlo) of the sensors and the readout was performed showing standard deviation of 214μV and 391mV at the readout input (V A -V B ) and output respectively. In order to obtain high dynamic range, the offset should be corrected to about the noise level of the system, ∼1μV at the input. To perform this, a high gain calibration loop is enabled (Fig. 7 , marked in bold green line), producing the small current (I FIX ) needed to bring the output of the readout to the level of voltage Vref. After calibration, external caps connected to nhold and phold nodes maintain the calibration information for long time (depending on cap size and system leakages). The first stage of the calibration amplifier (Fig. 10) is a high gain, low offset current mirror OTA. The second stage is a low-noise, high output impedance class-AB OTA. Switches are added to disconnect the output branch from the rest of the circuit when calibration is finished, to "lock" the calibration value using the external caps. The entire loop has a gain of above 100dB (no load) and phase margin of 51.8 • , with the dominant pole set by the output capacitors. The output noise level is 69μVrms (0.5-5Hz), which allows reaching the desired calibration accuracy set by the 1mVrms noise.
V. CHARACTERIZATION AND MEASUREMENTS

A. SENSOR TEST-CHIP CHARACTERIZATION
I-V curve presented in Fig. 11 and thermal time constant measurements show good matching to simulations and analytical calculations for array of 180 sub-pixels "B3", where the transistor dimensions within each sub-pixel are W/L=4.9μm/190μm. Array thermal time constant was measured from 85msec to 95msec, which is close to the calculated 88msec. Sensor optical characterization has been performed by means of the setup exhibited in Fig. 12(a) , consisting of 
B. READOUT CIRCUIT CHARACTERIZATION
The readout circuit includes the amplifiers (Fig. 7) and reference circuits (bandgap, current source to bias the sensors etc.). Fig. 15 exhibits both measured and simulated readout circuit gain as a function of frequency for the several DC input voltages, showing good matching (up to ∼4dB difference) between the measured and simulated results. Fig. 16 shows comparison between the simulated and measured output noise PSD, resulting in input referred noise of ∼0.8μVrms. It should be noted that there is good fitting between the measured and simulated noise. In addition, one can see from comparison of Figs. 13, 16 that the noise contributed by the readout circuit is the dominant one for any voltage higher than 0.2V applied to the sensors (B3). 
C. INTRUDER SENSOR SYSTEM TESTING
Using the above-mentioned data about the sensor array response (∼0.06mV) to BB radiation modulated by chopper, when BB temperature is 50 • C, and readout circuit total input referred noise (∼1μVrms), we can obtain SNR for the whole intruder sensor system detailed in Fig. 6 system: ∼60. This value is in good correlation with Fig. 14 . (Fig. 15(a) ) and to hand motion (Fig. 15(b) ), while BB temperature was 50 • C. Measurements have been performed at room temperature 20 • C.
The upper line in Fig. 15(a) presents the output voltage vs. time, while the bottom line corresponds to the calibration pulse. The output peak-to-peak voltage is ≈300mV, corresponding to input referred signal of ≈100μVrms (while gain was 1000), which is in good agreement with Fig. 12 . Fig. 15(b) presents the same in case of hand motion. The output peak-to-peak voltage is ≈180mV, corresponding to input referred signal of ≈60μVrms (while gain was 1000). Taking into account that hand temperature is less than 50 • C, the results are consistent.
VI. CONCLUSION
A new generation of low-cost uncooled passive thermal sensors (dubbed TMOS) based on a suspended transistor fabricated in standard CMOS-SOI process and released by dry etching has been developed and is currently under production [1]- [6] . In this work we demonstrate a design of monolithically integrated IR sensor system formed by the TMOS sensor and the electronic readout circuitry. This level of integration enables significant cost reduction, reduced power consumption and highly adaptable configurations using the TMOS sensor, even beyond the intruder sensor application. 
